UNIVERSAL VERIFICATION METHOD: ASSURING DESIGN CORRECTNESS WITH CLASS

Program Description :

UVM, a set of standardized prototype objects and classes to be used in SystemVerilog test benches, has become the industry standard tool for integrated circuit design verification. What is it, and what can it do for you?

John A Eldon

j.eldon@ieee.org